The following is an example that shows:

1. How to use "single-class" approach in SystemVerilog as a replacement for e's "when inheritance".
2. How to create a new transaction subtype from a test and have the tesbench generate it along with other predefined transaction types.

To run:
   make all


